

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 096 667 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

02.05.2001 Bulletin 2001/18

(51) Int Cl. 7: H03D 7/16

(21) Application number: 00309389.5

(22) Date of filing: 25.10.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SEDesignated Extension States:
AL LT LV MK RO SI

(30) Priority: 29.10.1999 JP 30874899


(71) Applicant: SHARP KABUSHIKI KAISHA
Osaka 545-8522 (JP)(72) Inventor: Nishina, Motohisa
Osaka-shi, Osaka (JP)(74) Representative: Brown, Kenneth Richard et al
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(54) Receiving apparatus shared by multiple tuners

(57) In a signal processing circuit of an LNB (Low Noise Block down converter) (1), a power supply circuit (12) is driven by DC voltage (V1a-V1d) applied from four tuners (34) via four signal input/output terminals (4a-4d) to generate supply voltage (V2a-V2d, V3) for the LNB (1) and equally distribute consumption current of the

LNB (1) among the four signal input/output terminals (4a-4d). Even if the level of the DC voltage (V1a-V1d) from the four tuners (34) is changed, currents of the same value flow through the four signal input/output terminals (4a-4d). Therefore, there is less noise compared with the conventional circuit having a signal input/output terminal allowing current to flow that varies.

FIG. 2



Description**BACKGROUND OF THE INVENTION****Field of the Invention**

[0001] The present invention relates to receiving apparatuses and particularly to a receiving apparatus shared by a plurality of tuners.

Description of the Background Art

[0002] Fig. 5 is a block diagram showing a structure of a receiving unit of a conventional satellite broadcasting system. Referring to Fig. 5, the receiving unit of the satellite broadcasting system includes an antenna 30 having a reflector 31 and an LNB (Low Noise Block down converter) 32, a receiver 33 having a DBS (Direct Broadcasting by Satellite) tuner 34, an FM demodulator 35, a video + audio circuit 36 and an amplifier 37, and a television receiver 38.

[0003] Radio waves α emitted from a satellite are supplied via reflector 31 to LNB 32. LNB 32 extracts from the received radio waves a image signals of a plurality of channels, amplifies the signals with noise kept low, and supplies an image signal of a channel selected by DBS tuner 34 to DBS tuner 34. An output signal of LNB 32 is supplied via DBS tuner 34 to FM demodulator 35 which FM-demodulates the output signal.

[0004] The FM-demodulated image signal is converted to a video signal and an audio signal by video + audio circuit 36, amplified by amplifier 37 and then supplied to television receiver 38. An image of the channel selected by DBS tuner 34 is displayed on the screen of television receiver 38.

[0005] Fig. 6 is a perspective view showing from the outside a structure of LNB 32. Referring to Fig. 6, LNB 32 has a casing member 41, and a feed phone 42 and a signal input/output terminal 43 are provided on the surface of casing member 41. Radio waves reflected from reflector 31 of antenna 30 are supplied into an opening 42a of feed phone 42. In casing 41, a signal processing circuit is provided for processing the radio waves supplied to feed phone 42. Signal input/output terminal 43 is connected to DBS tuner 34 via a cable.

[0006] Fig. 7 is a circuit block diagram showing a structure of the signal processing circuit of LNB 32. Referring to Fig. 7, the signal processing circuit includes LNAs (Low Noise Amplifiers) 44a and 44b, bandpass filters (BPFs) 45a-45d, local oscillators 46a and 46b, mixers 47a-47d, a selector 48, an IF amplifier 49, a low-pass filter (LPF) 50 and a regulator 51.

[0007] A horizontally polarized wave signal ϕ_h and a vertically polarized wave signal ϕ_v received by feed phone 42 are respectively amplified by LNAs 44a and 44b with noise kept low. An output signal of LNA 44a is supplied to bandpass filters 45a and 45c and an output signal of LNA 44b is supplied to bandpass filters 45b

and 45d.

[0008] Signals ϕ_h and ϕ_v have a frequency band of 10.7-12.75 GHz. Bandpass filters 45a and 45b pass only the frequency components in the range of 10.7 to 11.7 GHz of respective signals ϕ_h and ϕ_v . Bandpass filters 45c and 45d pass only the frequency components in the range of 11.7 to 12.75 GHz of respective signals ϕ_h and ϕ_v . Respective signals $\phi_h 1$, $\phi_v 1$, $\phi_h 2$ and $\phi_v 2$ passed through bandpass filters 45a-45d are supplied respectively to mixers 47a-47d.

[0009] Local oscillator 46a generates a high-frequency signal of 9.75 GHz and supplies it to mixers 47a and 47b. Local oscillator 46b generates a high-frequency signal of 10.6 GHz and supplies it to mixers 47c and 47d. Signals $\phi_h 1$ and $\phi_v 1$ are converted respectively by mixers 47a and 47b into respective IF signals ϕ_1 and ϕ_2 of 950-1950 MHz. Signals $\phi_h 2$ and $\phi_v 2$ are converted respectively by mixers 47c and 47d into respective IF signals ϕ_3 and ϕ_4 of 1000-2150 MHz.

[0010] Selector 48 selects any of four IF signals ϕ_1 - ϕ_4 according to a DC voltage V1 and a clock signal CLK supplied from DBS tuner 34 via input/output terminal 43 and low-pass filter 50 and supplies the selected IF signal to DBS tuner 34 via IF amplifier 49 and input/output terminal 43. The DC voltage V1 is 18 V or 13 V. The clock signal CLK has a frequency of 22 KHz and an amplitude of 0.6 V. Low-pass filter 50 allows DC voltage V1 and clock signal CLK to pass while it does not pass IF signals ϕ_1 - ϕ_4 .

[0011] If DC voltage V1 is 18 V, signals ϕ_1 and ϕ_3 are selected. If DC voltage V1 is 13 V, signals ϕ_2 and ϕ_4 are selected. If no clock signal CLK is input, signals ϕ_1 and ϕ_2 are selected and signals ϕ_3 and ϕ_4 are selected if clock signal CLK is input. Accordingly, signal ϕ_1 is selected if DC voltage V1 is 18 V and no clock signal CLK is input, signal ϕ_2 is selected if DC voltage V1 is 13 V and no clock signal CLK is input, signal ϕ_3 is selected if DC voltage V1 is 18 V and clock signal CLK is input, and signal ϕ_4 is selected if DC voltage V1 is 13 V and clock signal CLK is input.

[0012] DC voltage V1 is also used as the supply voltage of regulator 51. Regulator 51 uses DC voltage V1 as the supply voltage to generate a DC constant voltage V2 of 9 V and a DC constant voltage V3 of 5 V. DC constant voltage V2 of 9 V generated by regulator 51 is applied to IF amplifier 49 as its supply voltage, and DC constant voltage V3 of 5 V generated by regulator 51 is applied to LNAs 44a and 44b and local oscillators 46a and 46b as their supply voltage.

[0013] In recent years, there arises a need to share one LNB by a plurality of DBS tuners 34. For example, referring to Fig. 8, an LNB 55 shared by two DBS tuners 34 is provided with one feed phone 57 and two signal input/output terminals 58a and 58b on a casing member 56.

[0014] Regarding such an LNB 55, there is a problem that how supply voltages V2 and V3 for the LNA, local oscillator and IF amplifier should be generated. For ex-

ample, according to the following description in conjunction with Fig. 9, two signal input/output terminals 58a and 58b are connected to a power supply node 61a of a regulator 61 via respective low-pass filters 59a and 59b and respective diodes 60a and 60b. Diodes 60a and 60b are provided for preventing, when one of the two signal input/output terminals 58a and 58b is supplied with 18 V and the other thereof is supplied with 13 V, current flow from one signal input/output terminal to the other signal input/output terminal to cause malfunction or breakdown of DBS tuners 34.

[0015] In this case, supposing that consumption current of LNB 55 is 200 mA, if DC voltages applied respectively to two signal input/output terminals 58a and 58b are the same (18 V or 13 V), currents of the same value (100 mA) flow through respective two signal input/output terminals 58a and 58b. However, if 18 V and 13 V are supplied respectively to signal input/output terminals 58a and 58b, current of 200 mA flows through signal input/output terminal 58a and no current flows through signal input/output terminal 58b. On the contrary, if signal input/output terminals 58a and 58b are supplied with 13 V and 18 V respectively, current of 200 mA flows through signal input/output terminal 58b and no current flows through signal input/output terminal 58a. For this reason, each time a channel is switched, current flowing from two DBS tuners 34 to LNB 55 greatly varies, generating noise. This noise causes a selector to malfunction, resulting in selection of a channel different from a desired channel or disorder of an image on a television receiver 38.

SUMMARY OF THE INVENTION

[0016] One object of the present invention is accordingly to provide a receiving apparatus which can be shared by a plurality of tuners while noise is reduced. [0017] According to the present invention, a receiving apparatus includes a plurality of signal input/output terminals connected respectively to a plurality of tuners, an extraction/amplification circuit extracting/amplifying a plurality of image signals from received radio waves, a switch circuit provided correspondingly to each signal input/output terminal to select one image signal according to a level of DC voltage supplied from a corresponding tuner and supplying the selected image signal to the tuner, and a power supply circuit driven by DC voltage supplied from each signal input/output terminal to generate supply voltage for the extraction/amplification circuit and equally distribute consumption current of the extraction/amplification circuit among the signal input/output terminals. Therefore, even if DC voltages applied respectively to the signal input/output terminals have respective levels different from each other, or even if the level of the DC voltage for each signal input/output terminal is changed, a constant current flows through each signal input/output terminal. Consequently, there is less noise compared with the conventional receiving appa-

ratus where the current flowing through each signal input/output terminal considerably varies.

[0018] Preferably, the power supply circuit includes a first voltage generating circuit provided correspondingly to each signal input/output terminal and driven by DC voltage applied via the corresponding signal input/output terminal to generate a first DC voltage, a second voltage generating circuit driven by DC voltage applied via at least one signal input/output terminal to generate a second DC voltage, and a transistor provided correspondingly to each first voltage generating circuit and having a first electrode receiving the first DC voltage generated by the corresponding first voltage generating circuit and an input electrode receiving the second DC voltage generated by the second voltage generating circuit for providing supply current from its second electrode to the extraction/amplification circuit. In this way, currents of the same value flow through respective transistors, and the sum of the currents of the transistors correspond to consumption current of the extraction/amplification circuit.

[0019] Still preferably, the power supply circuit further includes a plurality of diode elements connected respectively between the signal input/output terminals and a power supply node of the second voltage generating circuit. In this way, from any signal input/output terminal supplied with the highest DC voltage, the second voltage generating circuit receives DC voltage via a corresponding diode element.

[0020] Still preferably, the receiving apparatus further includes an amplification circuit provided correspondingly to each signal input/output terminal and driven by the first DC voltage generated by its corresponding first voltage generating circuit to amplify the image signal from its corresponding switch circuit and transmit the amplified image signal to the corresponding signal input/output terminal. In this way, the image signal can be amplified sufficiently. Further, as no supply voltage is applied to any amplification circuit not in use, reduction of power consumption is possible.

[0021] The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] Fig. 1 is a perspective view showing from the outside a structure of an LNB according to one embodiment of the present invention.

[0023] Fig. 2 is a circuit block diagram showing a structure of a signal processing circuit included in the LNB shown in Fig. 1.

[0024] Fig. 3 is a block diagram showing a structure of a selector in Fig. 2.

[0025] Fig. 4 is a circuit block diagram showing a structure of a power supply circuit in Fig. 2.

[0026] Fig. 5 is a block diagram showing a structure of a receiving unit for a conventional satellite broadcasting system.

[0027] Fig. 6 is a perspective view showing from the outside a structure of an LNB in Fig. 5.

[0028] Fig. 7 is a circuit block diagram showing a structure of a signal processing circuit included in the LNB in Fig. 6.

[0029] Fig. 8 is a perspective view showing from the outside a structure of an LNB shared by two tuners.

[0030] Fig. 9 is a circuit block diagram for illustration of a problem of the LNB in Fig. 8.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0031] Fig. 1 is a perspective view showing a structure of an LNB 1 from the outside according to one embodiment of the present invention. Referring to Fig. 1, LNB 1 includes a casing member 2, a feed phone 3 provided on the surface thereof, and four signal input/output terminals 4a-4d. Radio waves α reflected from a reflector 31 of an antenna 30 are supplied to an opening 3a of feed phone 3. Within casing member 2, a signal processing circuit for processing the radio waves α supplied to feed phone 3 is housed. LNB 1 is shared by four DBS tuners 34. Four signal input/output terminals 4a-4d are connected respectively to DBS tuners 34 via cables.

[0032] Fig. 2 is a circuit block diagram showing a structure of the signal processing circuit of LNB 1. Referring to Fig. 2, the signal processing circuit includes LNAs 5a and 5b, bandpass filters 6a-6d, local oscillators 7a and 7b, mixers 8a-8d, a selector 9, IF amplifiers 10a-10d, low-pass filters 11a-11d, and a power supply circuit 12.

[0033] A horizontally polarized wave signal ϕ_h and a vertically polarized wave signal ϕ_v received by feed phone 3 are converted into IF signals $\phi_1-\phi_4$ similarly to those converted in the conventional LNB 32. Specifically, signal ϕ_h is amplified by LNA 5a and supplied to bandpass filters 6a and 6c. Signal ϕ_v is amplified by LNA 5b and supplied to bandpass filters 6b and 6d. Signals ϕ_h , ϕ_v , ϕ_h and ϕ_v passing through respective bandpass filters 6a-6d are supplied to respective mixers 8a-8d. A high-frequency signal generated by local oscillator 7a is supplied to mixers 8a and 8b and a high-frequency signal generated by local oscillator 7b is supplied to mixers 8c and 8d. Signals ϕ_h , ϕ_v , ϕ_h and ϕ_v are converted respectively by mixers 8a-8d into respective IF signals $\phi_1-\phi_4$.

[0034] Referring to Fig. 3, selector 9 includes four sets of switch circuits 13a-13d and signal detection circuits 14a-14d. Signal detection circuits 14a-14d set any of four signals S1a-S4a, ..., S1d-S4d at "H" (logical high) level of the activation level, according to DC voltages V1a-V1d and clock signals CLKa-CLKd supplied from four DBS tuners 34 via signal input/output terminals 4a-4d and low-pass filters 11a-11d respectively.

[0035] Switch circuits 13a-13d select any of IF signals $\phi_1-\phi_4$ according to output signals S1a-S4a, ..., S1d-S4d of signal detection circuits 14a-14d and supply the selected IF signal to IF amplifiers 10a-10d.

[0036] Regarding switch circuit 13a and signal detection circuit 14a, if DC voltage Via is 18 V and clock signal CLKa is not input, signal S1a is set at H level to select signal ϕ_1 . If DC voltage Via is 13 V and clock signal CLKa is not input, signal S2a is set at H level to select signal ϕ_2 . If DC voltage Via is 18 V and clock signal CLKa is input, signal S3a is set at H level to select signal ϕ_3 . If DC voltage Via is 13 V and clock signal CLKa is input, signal S4a is set at H level to select signal ϕ_4 . Other switch circuits 13b-13d and signal detection circuits 14b-14d operate similarly to switch circuit 13a and signal detection circuit 14a.

[0037] IF amplifiers 10a-10d respectively amplify IF signals from respective switch circuits 13a-13d and supply them to signal input/output terminals 4a-4d. Low-pass filters 11a-11d respectively allow DC voltages V1a-V1d and clock signals CLKa-CLKd to pass while they do not pass IF signals. DC voltages V1a-V1d are also used as supply voltage for power supply circuit.

[0038] Referring to Fig. 4, power supply circuit 12 includes regulators 21a-21d, 27 and 28, diodes 22a-22d and 26a-26d, NPN bipolar transistors 23a-23d, and resistor elements 24a-24d and 25a-25d.

[0039] Respective power supply nodes of regulators 21a-21d are connected to respective output nodes of low-pass filters 11a-11d. Regulators 21a-21d respectively generate DC constant voltages V2a-V2d of 9 V using as respective supply voltages the DC voltages V1a-V1d passed through low-pass filters 11a-11d. DC constant voltages V2a-V2d of 9 V are used as respective supply voltages for IF amplifiers 10a-10d.

[0040] Diodes 22a-22d are connected between respective output nodes of regulators 21a-21d and respective collectors of transistors 23a-23d. Resistor elements 24a-24d are connected between respective emitters of transistors 23a-23d and a power supply node 28a of regulator 28. Regulator 28 generates a DC constant voltage V3 of 5 V using voltage applied to power supply node 28a as its supply voltage. DC constant voltage V3 of 5 V is used as supply voltage for LNAs 5a and 5b and local oscillators 7a and 7b.

[0041] Diodes 26a-26d are connected between respective output nodes of low-pass filters 11a-11d and a power supply node 27a of regulator 27. Resistor elements 25a-25d are connected between an output node 27b of regulator 27 and respective bases of transistors 23a-23d. Regulator 27 generates a DC constant voltage V4 of 8 V using voltage applied to power supply node 27a as its supply voltage. DC constant voltage V4 of 8 V is used as base voltage for transistors 23a-23d.

[0042] Suppose that 13 V is applied to signal input/output terminal 4a and 18 V is applied to signal input/output terminals 4b-4d. Regulators 21a-21d output constant voltages V2a-V2d of 9 V respectively. 18 V is ap-

plied to regulator 27 from signal input/output terminals 4b-4d via diodes 26b-26d and regulator 27 outputs DC constant voltage V4 of 8 V. Accordingly, consumption current of LNAs 5a and 5b and local oscillators 7a and 7b, i.e., consumption current 4i0 of regulator 28 is distributed among four transistors 23a-23d so that the same current i0 flows through each of the transistors 23a-23d. Consumption currents of regulators 21a-21d are respectively the sums of currents i0 flowing through respective transistors 23a-23d and currents flowing through respective IF amplifiers 10a-10d, therefore, respective consumption currents of regulators 21a-21d have almost the same current value. Since the base current of transistors 23a-23d is smaller enough than emitter current i0, current flowing through diodes 26b-26d is sufficiently smaller than current flowing through signal input/output terminals 4a-4d.

[0043] In this LNB 1, regardless of voltage (13 V, 18 V) applied to each of the four signal input/output terminals 4a-4d, currents of the same value flow through respective signal input/output terminals 4a-4d. Therefore, even if each of the four DBS tuners 34 connected to four input/output terminals 4a-4d switches its channel, there is no change in current flowing through signal input/output terminals 4a-4d and accordingly no noise is generated.

[0044] If only three signal input/output terminals 4a-4c among four signal input/output terminals 4a-4d are connected to tuners, consumption current of regulator 28 is equally distributed among three transistors 23a-23c and currents of the same value flow through three signal input/output terminals 4a-4c respectively. As no current flows through regulator 21d and transistor 23d, current is never consumed wastefully.

[0045] Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

Claims

1. A receiving apparatus connected to a plurality of tuners to extract/amplify a plurality of image signals ($\phi 1-\phi 4$) from received radio waves (α) and supply an image signal of a channel selected by each tuner to the tuner, comprising:

a plurality of signal input/output terminals (4a-4d) connected respectively to said plurality of tuners to transmit/receive signals; an extraction/amplification circuit (5a, 5b, 6a-6d, 7a, 7b, 8a-8d) extracting/amplifying said plurality of image signals ($\phi 1-\phi 4$) from said received radio waves (α); a switch circuit (13a-13d) provided correspond-

ingly to each signal input/output terminal (4a-4d) to select one of the image signals ($\phi 1-\phi 4$) generated by said extraction/amplification circuit (5a, 5b, 6a-6d, 7a, 7b, 8a-8d) according to a level of DC voltage (V1a-V1d) supplied from the tuner via the corresponding signal input/output terminal (4a-4d) and supply the selected image signal to said tuner via the corresponding signal input/output terminal (4a-4d); and a power supply circuit (12) driven by DC voltage (V1a-V1d) supplied via each signal input/output terminal (4a-4d) to generate supply voltage (V3) for said extraction/amplification circuit (5a, 5b, 6a-6d, 7a, 7b, 8a-8d) and equally distribute consumption current (4i0) of said extraction/amplification circuit (5a, 5b, 6a-6d, 7a, 7b, 8a-8d) among said plurality of signal input/output terminals (4a-4d).

2. The receiving apparatus according to claim 1, wherein said power supply circuit (12) includes:

a first voltage generating circuit (21a-21d) provided correspondingly to each signal input/output terminal (4a-4d) and driven by DC voltage (V1a-V1d) applied via the corresponding signal input/output terminal (4a-4d) to generate a predetermined first DC voltage (9 V); a second voltage generating circuit (27) driven by DC voltage (V1a-V1d) applied via at least one signal input/output terminal among said plurality of signal input/output terminals (4a-4d) to generate a predetermined second DC voltage (8 V); and a transistor (23a-23d) provided correspondingly to each first voltage generating circuit (21a-21d) and having a first electrode receiving the first DC voltage (9 V) generated by the corresponding first voltage generating circuit (21a-21d) and an input electrode receiving the second DC voltage (8 V) generated by said second voltage generating circuit (27) for providing supply current (i0) from its second electrode to said extraction/amplification circuit (5a, 5b, 6a-6d, 7a, 7b, 8a-8d).

3. The receiving apparatus according to claim 2, wherein

said power supply circuit (12) further includes a plurality of diode elements (26a-26d) connected respectively between said plurality of signal input/output terminals (4a-4d) and a power supply node (27a) of said second voltage generating circuit (27).

4. The receiving apparatus according to claim 3, further comprising an amplification circuit (10a-10d) provided correspondingly to each signal input/output terminal (4a-4d) and driven by the first DC volt-

age (9 V) generated by its corresponding first voltage generating circuit (21a-21d) to amplify the image signal (ϕ_1 - ϕ_4) from its corresponding switch circuit (13a-13d) and transmit the amplified image signal to the corresponding signal input/output terminal (4a-4d). 5

5. A receiving apparatus having an extraction/amplification circuit for extracting/amplifying from received radio waves a plurality of separate signals and for supplying to each of a plurality of tuners a respective said signal selected by said tuner, the apparatus including in respect of each tuner a respective switch circuit for selecting the signal to be supplied to that tuner in accordance with a level of a DC voltage supplied to the apparatus from the tuner, the apparatus further including a power supply circuit for generating a supply voltage for the extraction/amplification circuit from all of the DC voltages supplied from the active tuners, said power supply circuit being arranged to distribute the consumption current drawn by the extraction/amplification circuit substantially equally amongst the output terminals corresponding to the active tuners. 10
15
20
25

30

35

40

45

50

55

6

FIG. 1




FIG. 6




FIG. 2




FIG. 3





FIG. 4






FIG. 5

FIG. 7




FIG. 8





FIG. 9





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 00 30 9389

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
X	EP 0 521 732 A (SONY CORP) 7 January 1993 (1993-01-07)	1,5	H03D7/16
A	* column 4, line 9 - line 45; figures 1,2 *	3	
X	EP 0 851 574 A (SHARP KK) 1 July 1998 (1998-07-01)	1,5	
A	* the whole document *	4	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H03D H04H
<p>The present search report has been drawn up for all claims.</p>			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	7 February 2001	Peeters, M	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 30 9389

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-02-2001

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP 0521732 A	07-01-1993	JP	2778293 B	23-07-1998
		JP	5014900 A	22-01-1993
		DE	69227950 D	04-02-1999
		DE	69227950 T	29-07-1999
		US	5565805 A	15-10-1996
		US	5670902 A	23-09-1997
		US	5301352 A	05-04-1994
EP 0851574 A	01-07-1998	JP	10190506 A	21-07-1998
		US	6009304 A	28-12-1999

EPO FORM FO59

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82